Abstract-A flexible channel decoding platfonn should be able to operate in varying communication scenarios, and different code rates have to be supported. Therefore, we present a framework that allows efficient processing of rate-flexible trellises. Using a fundamental computational unit for trellis-based decoding, formal principles are obtained to emulate more complex trellises. In a design example, such a computational block supports both rate l/c convolutional codes and set partition codes with subset selectors of rate 2/3. Synthesis results show the hardware requirements for two different architectural approaches.
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I. INTRODUCTION
With growing application diversity in mobile communications, flexible processing hardware has become crucial. For example, a flexible channel decoding platform should be able to handle at least two decoding modes, one when a high errorcorrecting capability is required at low Eb/No and another one supporting high data throughput if there are good channel conditions. Furthermore, both modes should be utilizing the same computational kernel to minimize hardware overhead compared to two single processing blocks.
The Viterbi algorithm (VA) is used, among others, to recover encoded information corrupted during transmission over a noisy channel. Its processing complexity increases both with the number of trellis states N and the number of branches connecting these states in one stage. The heart of this algorithm is the add-compare-select (ACS) operation that successively discards suboptimal branches from a code trellis.
Flexible Viterbi decoding processors were studied and presented, for example, in [1] and [2] ; however, they were intended solely for use with rate 1/c binary convolutional codes, c an integer. These codes are used in a scenario, where tfie available Eb/No is limited due to disadvantageous channel conditions. The corresponding trellis diagram can be decomposed into a radix-2 (R2) butterfly state interconnect structure depicted in Fig. 1(a) . To reduce bandwidth expansion, higher rate codes up to rate 1 are obtained by puncturing the basic 1/c code, which preserves the R2 structure of the trellis.
With the introduction of Wireless Personal Area Networks (WPANs) [3] , trellis-coded modulation (TCM) has regained attraction as a means of transmitting information at high data rates. This scheme is most efficient for higher (quadrature) constellations beyond QPSK, which carry more than two information symbols per channel use, thus enabling high data throughput. It makes extensive use of subset selectors that are based on systematic rate b/(b + 1) convolutional codes [4] .
To date, the most practical codes for TCM used together with a 2-dimensional modulation scheme appear for b = 2. The trellis now consists of radix-4 (R4) butterflies, see Fig. l 
(b).
That is, there are 2b -4 branches leaving and entering each state. Puncturing, however, is not applicable here if code performance is to be fully maintained. This degradation stems from altering the minimum inter-subset distance. Thus, R4 butterflies have to be processed in the decoding steps. Summarizing these considerations, a flexible channel decoding architecture has to be tailored to efficiently process both R2 and R4 butterflies, while limiting overhead in both area and power consumption.
We propose to map higher-radix butterflies onto a basic R2 butterfly and process them in a time-multiplexed manner, where hardware is reused at the cost of throughput. As an example, we consider the best 8-state rate 1/c convolutional codes and the specific TCM code proposed in [3] . It described in Section IV. Two approaches are considered here, an R2-based architecture in Section IV-A and an R4-based one in Section IV-B. The synthesized decoding blocks are then evaluated in the area-time domain in Section V.
II. VA IN A NUTSHELL
For the scope of this paper, we briefly revisit the basic building blocks used in the VA. A more thorough, hardwareoriented description is found in [5] . As shown in Fig. 2 The decisions from the trellis unit are collected in the survivor path (SP) unit to reconstruct the information bits that caused the transitions in the survivor path. Additionally, in case of TCM, candidate "uncoded bits" have to be stored that together with the reconstructed information bits form the final decoded sequence.
III. MULTI-RADIX PROCESSING
We now tum to the issue of rate-flexibility in the trellis unit and derive a framework for emulating R4 butterflies by means of R2 butterflies. For illustration we take the example of a rate 1/c convolutional code combined with a TCM code which subset selector is of rate 2/3.
A. Considered trellises
The base architecture for the flexible trellis block is an R2 architecture for an 8-state rate 1/c convolutional code, that is, the trellis consists of butterflies with state transitions according to Fig. 1(a) . Rate 1/2 codes are often used in today's communication systems since these rates are a good compromise between coding gain and bandwidth efficiency. Also, they usually serve as mother code for high-rate punctured codes.
For the TCM code, we consider signal constellations and subset partitioning as proposed in [3] . There are 8 signal subsets, that is, 8 different branch metrics are to be distributed to the trellis unit that for this 8-state code consists of two R4 butterflies. Half of the branch metrics are applied to the first R4 butterfly and the other half to the second one. A TCM encoder is usually realized in observer form since this maintains the constraint length of the underlying code if b > 1. However, unlike a controller form realization, which increases the encoder state space from N to N2 the state transitions now depend on the coding polynomial. That is, the feedback network has to be flexible if one wants to process both R2-and R4-based codes on a single R2 architecture. This can be done by introducing additional routing resources that modify the permutation in R4 mode to feed back the state metrics in correct order. In this design example, though, the state transitions of the TCM encoder allow the reuse of the trellis feedback connections of the binary 1/c code, that is, the permutation transforming S' into S is the same in both R2 Fig. l(b) . However, this is not efficient when it comes to hardware reusability in a rate-flexible system due to the arithmetic overhead introduced by such 4-way ACS units.
Instead, we present a way of processing an R4 butterfly given an architecture in which state metrics are updated by means of R2 butterfly units.
Generally, a 4-way ACS can be carried out in two successive steps: first evaluating and discarding a pair of cumulative metrics (ACS), then in the second step, discarding one of the surviving metrics, which corresponds to a compare-select (CS) operation. This procedure is visualized by decomposing the R4 butterfly from Fig. 1(b) into two stages as in Fig. 3 . Furthermore, a single R4 stage is split into two R2 butterflies to achieve the cumulation of the state metrics with all four branch metrics, resulting in the structures shown in Fig. 3(a)  and (b) . Here, the branch metrics are assigned according to the considered TCM subset selector.
To capture these processing steps formally we need the following definition. The state connectivity of an R2 butterfly is defined in Fig. 1(a) 
It is seen from Fig. 3 that there are four such R2 butterflies between k and k*, so four operations as in (1) Fig. 3(a) , that is, u' = 0 and v' = 1. Processing the R4 butterfly based on (1) preserves the compatibility with the base R2 architecture. The scheme for obtaining all partial survivors is then expressed as B' = (Bo, Blo) , (2) where the columns determine the instance of an iteration. So far we have only computed half of the partial survivors needed; to complete the R4 butterfly another unit has to carry out B" = (B23 B32)-
The operations in (2) and (3) Fig. 4 . Either two BF2, two rate-flexible BF2/4 units, or one BF4 unit are employed. Note that the BF4-based architecture can also be configured for rate-flexible processing, whereas a BF2-based design is solely intended for R2 processing and is not discussed further. For a description of these approaches, see [5] and [6] .
A. R2-based approach
In the rate-flexible architecture using BF2/4, all partial survivors are calculated during two cycles, and in the third cycle the final update takes place. Two adjacent butterflies are interconnected to exchange the partial survivors according to the desired ordering of state metrics. As an example, the operations to update state metric 0 are drawn bold in Fig. 3(a) . The partial survivors needed for the final CS are created in B' at instance 0 and in B" at instance 1. Since they reside in different butterfly units, they have to be brought together by means of 110 channels as indicated in Fig. 4(b) . The partial survivors have to be stored temporarily and routed for the final CS according to the required ordering of the updated state metrics. 1) Butterfly unit BF2/4: Fig. 5(a) shows the rate-flexible butterfly unit BF2/4. Its arithmetic components, that is, the adders and the CS units, are identical to the ones in a BF2 unit, whereas its critical path is slightly larger due to the multiplexers. To cope with a decomposed R4 butterfly, routing resources (shaded in gray) are provided to distribute the partial survivors as dictated by the branch metric distribution and the state transitions. The input multiplexers shuffle the two input state metrics to guarantee their cumulation with all four branch metrics. The multiplexers in front of the CS units select whether the partial survivors at stage k* are to be captured into the routing unit PERM, or the final comparison at stage k + 1 is to be performned. When carrying out (2) Fig. 3 Fig. 4(c) four multiplexers and four registers ontop of a BF2 unit, while there is no arithmetic overhead.
2) Routing block PERM: The block needed for permutating the partial sums is depicted in Fig. 5(b) . It consists of two tapped delay lines. The registers are only clocked when their input data are valid. Since their data are only read when valid, that is, every third clock cycle, they are implemented without reset.
In this design example, PERM carries out the same permutation in both butterflies, that is, the partial survivors in the top rail, a and b, are devoted to the same butterfly unit, whereas the bottom rail survivors, c and d, are routed to the adjacent butterfly unit, see Fig. 4(b) . Given (2) and (3), this setup arranges the state metrics in an increasing sequence from 0 to 3, and the design fits seamlessly into the base architecture, that is, the feedback network in Fig. 2 is reused as is. However, the required order of state metrics can vary for different trellises, depending on the encoder. One can extend this reasoning and notice that the butterflies BU'V' in (2) and (3) can be calculated in any order and the partial survivors needed for the updates are shuffled accordingly. Nevertheless, PERM is highly flexible by providing 4! = 24 possible permutations to handle these cases. With this approach it is possible to cover a wide range of encoders. If the decoder implementation is to realize different encoders with different routing requirements, PERM has to be programmable.
We compare the presented flexible R2-based approach to an R4 architecture based on BF4 units that utilize four 4-way ACS units as in Fig. 4(c) . To account for the intended use in a rate-flexible system, similar control mechanisms have to be provided as in the R2-based approach. Hence, a straightforward two-level-CS implementation is considered. Depending on the desired throughput, a butterfly can be updated in one or two clock cycles, which gives the well-known area-throughput trade-off. Here, we employ a two-cycle update since this maintains the critical path of the R2-based approach and one CS unit can be reused. Fig. 6 shows the flexible 4-way ACS unit. In R4 mode, the two partial survivors are captured in the first cycle. The global state metric register in the upper path now carries a temporary survivor at time k*. In the second cycle, these survivors are compared to yield the final state metric at k + 1. In R2 mode, only the upper ACS path is utilized and to be equally power-efficient, one needs to prevent switching activity in the lower ACS path. This is done by guarding the inputs of the adders with AND-gates, which is illustrated by the gray shading. The static signal r2/r4, which determines the processing mode, controls whether the addition block is enabled or not. Compared to a conventional 2-way ACS unit, two adders, a CS unit, a register, and a multiplexer are counted as overhead. 24, respectively. Based on these premises, the two approaches are expected to have comparable area requirements.
V. EVALUATION OF SYNTHESIZED DECODING BLOCKS
To test the actual hardware implementations, we used a design kit from Faraday for the UMC 0.13,um CMOS process. All evaluations apply to synthesized cell area, where different throughput requirements are put as design constraints. A modulo normalization technique [7] is used for controlled state metric overflow and we assume 8 bits as wordlength for the state metrics. Fig. 7 shows the required cell area for synthesized computational blocks that can process both R2 and R4 butterflies. Here, tk,k+1 stands for processing time for a trellis stage from k to k+ 1. The values are compensated since the B F2/4-based architecture takes 3 cycles for an R4 update, whereas the BF4-based one only needs 2 cycles. For an R2 update, both architectures need one clock cycle.
It is seen that the BF2/4-based architecture becomes somewhat larger than the BF4-based approach as the requirement on tk,k+1 in R4 mode becomes tighter, that is, less than 5ns. However, the provided throughput at this stage is beyond the speed requirement of considered applications, for example, high data-rate WPANs. In the figure, this means that the actual design space to be considered extends to the far right. Here, the BF2/4-based architecture is more suitable due to the lower area requirement of about 19% (2516,vm2) 
VI. CONCLUSIONS
We presented a framework for processing trellises that are based on butterflies of different radices. In case of a flexible channel decoding platform, both R2 and R4 butterflies have to be taken into account. It is shown how R2 blocks can be reused to compute R4 butterflies. This tumns out to be advantageous in terms of area requirements compared to an architecture based on R4 blocks. Up to a critical time for a decoding step in R4 mode of around Sns, the R2-based approach consumes less area. Additionally, it inherently provides higher flexibility, which has not yet been accounted for in the competing architecture. This makes the rate-flexible architecture based 
